Central Library, Indian Institute of Technology Delhi
केंद्रीय पुस्तकालय, भारतीय प्रौद्योगिकी संस्थान दिल्ली

Transactional memory/ by James R. Larus and Ravi Rajwar

By: Larus, James RContributor(s): Rajwar RaviMaterial type: TextTextSeries: Synthesis lectures on computer architecture, 2Publication details: California: Morgan & Claypool, 2007Description: xiii 211pISBN: 9781598294132Subject(s): Parallel programming (Computer science) | Synchronization | Threads (Computer programs) | Transaction systems (Computer systems)UDC classification: 681.3.06
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Item type Current library Call number Status Date due Barcode
Book Book Indian Institute of Technology Delhi - Central Library
Central Library
681.3.06 LAR-T (Browse shelf(Opens below)) Available 153021

There are no comments on this title.

to post a comment.
Copyright © 2022 Central Library, Indian Institute of Technology Delhi. All Rights Reserved.

Powered by Koha